








# Review Approval



-  Prepare Request
-  **Search Requests**
-  Generate Reports
-  Approvals
-  Help
-  Wizard

## Search Detail

-  Search Requests
- [New Search](#)
- [Refine Search](#)
- [Search Results](#)
- 
- [Clone Request](#)
- [Edit Request](#)
- [Cancel Request](#)

### Submittal Details

|  |   |                                   |  |
|--|---|-----------------------------------|--|
| <b>Document Info</b>   |   |                                   |  |
| Title : Matching Supercomputing to Progress in Science         |   |                                   |  |
| Document Number : 5225247                                      | SAND Number : 2004-4329 P               |                                   |  |
| Review Type : Electronic                                       | Status : Approved                       |                                   |  |
| Sandia Contact : DEBENEDICTIS,ERIK P.                          | Submittal Type : Viewgraph/Presentation |                                   |  |
| Requestor : DEBENEDICTIS,ERIK P.                               | Submit Date : 08/26/2004                |                                   |  |
| <b>Author(s)</b>   |   |                                   |  |
| DEBENEDICTIS,ERIK P.   |   |                                   |  |
| <b>Event (Conference/Journal/Book) Info</b>                    |   |                                   |  |
| Name : Presentation at Pacific Northwest National Laboratories |   |                                   |  |
| City : Richmond  | State : WA                              | Country : USA                     |  |
| Start Date : 08/25/2004  | End Date : 08/25/2004                   |                                   |  |
| <b>Partnership Info</b>  |   |                                   |  |
| Partnership Involved : No                                      |   |                                   |  |
| Partner Approval :   | Agreement Number :                      |                                   |  |
| <b>Patent Info</b>   |   |                                   |  |
| Scientific or Technical in Content : Yes                       |   |                                   |  |
| Technical Advance : No   | TA Form Filed : No                      |                                   |  |
| SD Number :  |   |                                   |  |
| <b>Classification and Sensitivity Info</b>                     |   |                                   |  |
| Title : Unclassified-Unlimited                                 | Abstract :                              | Document : Unclassified-Unlimited |  |
| Additional Limited Release Info : None.                        |   |                                   |  |
| DUSA : None.   |   |                                   |  |

### Routing Details

| Role                           | Routed To       | Approved By     | Approval Date |
|--------------------------------|-----------------|-----------------|---------------|
| Derivative Classifier Approver | YARRINGTON,PAUL | YARRINGTON,PAUL | 08/26/2004    |
| <b>Conditions:</b>             |                 |                 |               |
|                                |                 |                 |               |
|                                |                 |                 |               |

|                                |                                     |  |                   |
|--------------------------------|-------------------------------------|--|-------------------|
| <b>Classification Approver</b> | <a href="#">WILLIAMS, RONALD L.</a> | <a href="#">WEATHERBEE, RICHARD L.</a> | <b>08/30/2004</b> |
| <b>Conditions:</b>             |                                     |  |                   |
|                                |                                     |  |                   |
| <b>Manager Approver</b>        | <a href="#">PUNDIT, NEIL D.</a>     | <a href="#">PUNDIT, NEIL D.</a>        | <b>08/30/2004</b> |
| <b>Conditions:</b>             |                                     |  |                   |
|                                |                                     |  |                   |
| <b>Administrator Approver</b>  | <a href="#">LUCERO, ARLENE M.</a>   | <a href="#">FARRELLY, JEREMIAH</a>     | <b>05/30/2007</b> |
|                                |                                     |  |                   |

---

Created by WebCo Problems? Contact CCHD: **by email** or at **845-CCHD (2243)**.

For Review and Approval process questions please contact the **Application Process Owner**



SAND2004-4329P

# Matching Supercomputing to Progress in Science

**Erik P. DeBenedictis**

Sandia National Laboratories




Sandia is a multiprogram laboratory operated by Sandia Corporation, a Lockheed Martin Company, for the United States Department of Energy's National Nuclear Security Administration under contract DE-AC04-94AL85000.






# Applications and Computer Technology



[Jardin 03] S.C. Jardin, "Plasma Science Contribution to the SCaLeS Report," Princeton Plasma Physics Laboratory, PPPL-3879 UC-70, available on Internet.  
 [Malone 03] Robert C. Malone, John B. Drake, Philip W. Jones, Douglas A. Rotman, "High-End Computing in Climate Modeling," contribution to SCaLeS report.  
 [NASA 99] R. T. Biedron, P. Mehrotra, M. L. Nelson, F. S. Preston, J. J. Rehder, J. L. Rogers, D. H. Rudy, J. Sobieski, and O. O. Storaasli, "Compute as Fast as the Engineers Can Think!" NASA/TM-1999-209715, available on Internet.  
 [NASA 02] NASA Goddard Space Flight Center, "Advanced Weather Prediction Technologies: NASA's Contribution to the Operational Agencies," available on Internet.  
 [SCaLeS 03] Workshop on the Science Case for Large-scale Simulation, June 24-25, proceedings on Internet a <http://www.pnl.gov/scales/>.  
 [DeBenedictis 04], Erik P. DeBenedictis, "Matching Supercomputing to Progress in Science," July 2004. Presentation at Lawrence Berkeley National Laboratory, also published as Sandia National Laboratories SAND report SAND2004-3333P. Sandia technical reports are available by going to <http://www.sandia.gov> and accessing the technical library.



# Introduction





# Outline

---

- **Applications of the Future**
- **Limits of Moore's Law**
- **An Expert System/Optimizer for Supercomputing**
- **Reaching to Zettaflops**
- **Roadmap and Future Directions**



# Global Climate

---

- **Objective**
  - Collect data about Earth
  - Model climate into the future
  - Provide “decision support” and ability to “mitigate”
- **Approaches**
  - Climate models exist, but need they more resolution, better physics, and better initial conditions (observations of the Earth)
- **Computer Resources Required**
  - Increments over current workstation on next slide



# FLOPS Increases for Global Climate

|               | Issue  | Scaling                    |
|---------------|--|----------------------------|
| 1 Zettaflops  | Ensembles, scenarios<br>10×                                | Embarrassingly<br>Parallel |
| 100 Exaflops  | Run length<br>100×   | Longer Running<br>Time     |
| 1 Exaflops    | New parameterizations<br>100×                              | More Complex<br>Physics    |
| 10 Petaflops  | Model Completeness<br>100×                                 | More Complex<br>Physics    |
| 100 Teraflops | Spatial Resolution<br>$10^4\times (10^3\times-10^5\times)$ | Resolution                 |
| 10 Gigaflops  | Current  |                            |


Ref. "High-End Computing in Climate Modeling," Robert C. Malone, LANL, John B. Drake, ORNL, Philip W. Jones, LANL, and Douglas A. Rotman, LLNL (2004)





# Requirements for Plasma Simulation

- **Very high peak performance requirements**
  - but seeking algorithmic improvements
- **Two methods**
  - Red regions very scalable, Monte Carlo
  - Green regions  $N^4$  scaling (FEM)
- **Long term objective**
  - Merge methods into a single code



Ref. "Plasma Science Contribution to the SCaLeS Report,"  
S.C. Jardin, October 2003



# NASA Climate Earth Station

---

Based on these inputs, various portions of the Modeling and Data Assimilation System will require anywhere from  $10^7$  to  $10^{13}$  GFLOPS of computational resources. In other words, the range of computational resources needed is  $10^{16}$  to  $10^{21}$  Floating Point Operations per Second. For the curious, the range can also be stated as 10 PetaFLOPS to 1 ZettaFLOPS.

## 4.1.2. Anticipated Computing Technology Capabilities

At first glance, the numbers discussed in the previous section appear so high as to be impossibly ludicrous. However, with the expected growth in computing capabilities, the lower end of this spectrum actually falls within the domain of possibility.

- **“Advanced Weather Prediction Technologies: NASA’s Contribution to the Operational Agencies,”  
Gap Analysis Appendix, May 31, 2002**



# NASA Work Station

---

- “...the ultimate goal of making the computing underlying the design process so capable that it no longer acts as a brake on the flow of the creative human thought...”
- **Requirement 3 Exaflops**
- **Note: In the context of this report, this requirement is for one or a few engineers, not a supercomputer center!**

NASA/TM-1999-209715



Compute as Fast as the Engineers Can Think!

*ULTRAFast COMPUTING TEAM FINAL REPORT*

*R. T. Biedron, P. Mehrotra, M. L. Nelson, F. S. Preston, J. J. Rehder, J. L. Rogers,  
D. H. Rudy, J. Sobieski, and O. O. Storaasli  
Langley Research Center, Hampton, Virginia*




# Outline

---

- Applications of the Future
- Limits of Moore's Law
- An Expert System/Optimizer for Supercomputing
- Reaching to Zettaflops
- Roadmap and Future Directions



# \*\*\* This is a Preview \*\*\*






# Thermal Noise Limit

**This logical irreversibility is associated with physical irreversibility and requires a minimal heat generation, per machine cycle, typically of the order of  $kT$  for each irreversible function.**  
 – R. Landauer 1961



SCALING OF MOS TECHNOLOGY



**$kT$  "helper line," drawn out of the reader's focus because it wasn't important at the time of writing**  
 – Carver Mead, Scaling of MOS Technology, 1994



## Metaphor: FM Radio on Trip to Seattle


---

- You drive to Seattle listening to FM radio
- Music clear for a while, but noise creeps in and then overtakes music
- Analogy: You live out the next dozen years buying PCs every couple years
- PCs keep getting faster
  - clock rate increases
  - fan gets bigger
  - won't go on forever
- Why...see next slide



Details: Erik DeBenedictis, "Taking ASCI Supercomputing to the End Game," SAND2004-0959



# FM Radio and End of Moore's Law



Driving away from FM transmitter → less signal  
Noise from electrons → no change



Increasing numbers of gates → less signal power  
Noise from electrons → no change





# Amount of Reliability Needed

- We expect computers to be reliable
- A future supercomputer will perform  $10^{30}$ - $10^{40}$  operations in its lifetime
- Error rate should be  $< 10^{-30}$  -  $10^{-40}$
- Reliability due to thermal noise about  $e^{-E/kt}$
- Need about  $e^{-100}$  error rate, or  $100 k_B T$  switching energy

| SNR (db) | Power Ratio | $P_{\text{error}}$        |
|----------|-------------|---------------------------|
| 10       | 10          | $3.9 \times 10^{-6}$      |
| 14       | 25          | $6.8 \times 10^{-13}$     |
| 18       | 63          | $1.4 \times 10^{-29}$     |
| 22       | 160         | $3.3 \times 10^{-71}$     |
| 26       | 400         | $1.8 \times 10^{-175}$    |
| 30       | 1,000       | $4.5 \times 10^{-437}$    |
| 34       | 2,500       | $7.1 \times 10^{-1094}$   |
| 38       | 6,300       | $2.2 \times 10^{-2743}$   |
| 42       | 16,000      | $1.8 \times 10^{-6886}$   |
| 46       | 40,000      | $3.8 \times 10^{-17293}$  |
| 50       | 100,000     | $3.2 \times 10^{-43433}$  |
| 54       | 250,000     | $8.1 \times 10^{-10194}$  |
| 58       | 630,000     | $1.8 \times 10^{-274025}$ |
| 62       | 1,500,000   | $9.6 \times 10^{-688315}$ |

Noise Limit

2016

Today

$$q := \int_t^{\infty} \frac{1}{\sqrt{2\pi}} e^{-\frac{x^2}{2}} dx; t \rightarrow \sqrt{2 * 10^{\frac{SNR}{10}}}$$



# Noise Levels

---

- 0 db Limit of hearing
- 20 db Rustling leaves
- 40-50 db Typical neighborhood
- 60-70 db Normal conversation
- 80 db Telephone dial tone
- 85 db City traffic inside car
- 90 db Train whistle @500'
- 95 db Subway train @200'
- 90-95 db Ear damage
- Today: 50 db
  - Thermal noise:Logic::Rustling leaves:Talking
- 2016: 30 db
  - Thermal noise:Logic::Talking:Train Whistle
- Reliability limit 20 db
  - Thermal noise:Logic::Outside neighborhood:Talking



## **Personal Observational Evidence**

---


- **Have radios become better able to receive distant stations over the last few decades with a rate of improvement similar to Moore's Law?**
- **You judge from your experience, but the answer should be that they have not.**
- **Therefore, electrical noise does not scale with Moore's Law.**



# SIA Semiconductor Roadmap

---

- **Generalization of Moore's Law**
  - Projects many parameters
  - Years through 2016
  - Includes justification
  - Panel of experts
    - known to be wrong
  - Size between Albuquerque white and yellow pages



International Technology Roadmap for Semiconductors (ITRS), see <http://public.itrs.net>



# Semiconductor Roadmap

| YEAR OF PRODUCTION   | 2010    | 2013    | 2016    |
|--|---------|---------|---------|
| DRAM ½ PITCH (nm)  | 45      | 32      | 22      |
| MPU / ASIC ½ PITCH (nm)  | 50      | 35      | 25      |
| MPU PRINTED GATE LENGTH (nm)   | 25      | 18      | 13      |
| MPU PHYSICAL GATE LENGTH (nm)  | 18      | 13      | 9       |
| Physical gate length high-performance (HP) (nm) [1]  | 18      | 13      | 9       |
| Equivalent physical oxide thickness for high-performance $T_{ox}$ (EOT) (nm) [2]                                 | 0.5-0.8 | 0.4-0.6 | 0.4-0.5 |
| Gate depletion and quantum effects electrical thickness adjustment factor (nm) [3]                               | 0.5     | 0.5     | 0.5     |
| $T_{ox}$ electrical equivalent (nm) [4]  | 1.2     | 1.0     | 0.9     |
| Nominal power supply voltage ( $V_{dd}$ ) (V) [5]  | 0.6     | 0.5     | 0.4     |
| Nominal high-performance NMOS sub threshold leakage current, $I_{sd,leak}$ (at 25 °C) ( $\mu A/\mu m$ ) [6]      | 3       | 7       | 10      |
| Nominal high-performance NMOS saturation drive current, $I_{dd}$ (at $V_{dd}$ , at 25 °C) ( $\mu A/\mu m$ ) [7]  | 1200    | 1500    | 1500    |
| Required percent current-drive "mobility/transconductance improvement" [8]                                       | 30%     | 70%     | 100%    |
| Parasitic source/drain resistance ( $R_{sd}$ ) (ohm $\mu m$ ) [9]  | 110     | 90      | 80      |
| Parasitic source/drain resistance ( $R_{sd}$ ) per unit area ( $\Omega/\mu m^2$ ) [9]                            | 25%     | 30%     | 35%     |
| Parasitic capacitance percent of ideal gate [10]   | 31%     | 36%     | 42%     |
| High-performance NMOS device $\tau$ ( $C_{gate} * V_{dd} / I_{dd-NMOS}$ ) (ps) [12]                              | 0.39    | 0.22    | 0.15    |
| Relative device performance [13]   | 4.5     | 7.2     | 10.7    |
| Energy per ( $W/L_{gate}=3$ ) device switching transition ( $C_{gate} * (3 * L_{gate}) * V^2$ ) (fJ/Device) [14] | 0.015   | 0.007   | 0.002   |
| Static power dissipation per ( $W/L_{gate}=3$ ) device (Watts/Device) [15]                                       | 9.7E-08 | 1.4E-07 | 1.1E-07 |

1,000  $k_B T$ /transistor

White—Manufacturable Solutions Exist, and Are Being Optimized


Yellow—Manufacturable Solutions are Known

Red—Manufacturable Solutions are NOT Known





# Leadership Class Supercomputer Limits





# Outline

---

- Applications of the Future
- Limits of Moore's Law
- An Expert System/Optimizer for Supercomputing
- Reaching to Zettaflops
- Roadmap and Future Directions



# Expert System for Future Supercomputers

---

- Applications Modeling
  - Runtime
$$T_{\text{run}} = f_1(n, \text{design})$$
- Technology Roadmap
  - Gate speed =  $f_2(\text{year})$ ,
  - chip density =  $f_3(\text{year})$ ,
  - cost =  $\$(n, \text{design})$ , ...
- Scaling Objective Function
  - I have  $\$C_1$  & can wait  $T_{\text{run}} = C_2$  seconds. What is the biggest  $n$  I can solve in year  $Y$ ?

- Use “Expert System” To Calculate:

Max  $n: \$ < C_1, T_{\text{run}} < C_2$   
All designs

- Report:

Floating operations

$T_{\text{run}}(n, \text{design})$

and illustrate “design”






# Analytical Runtime Model


- Simple case: finite difference equation
- Each node holds  $n \times n \times n$  grid points
- Volume-area rule
  - Computing  $\propto n^3$
  - Communications  $\propto n^2$

$$T_{\text{step}} = 6 n^2 C_{\text{bytes}} T_{\text{byte}} + n^3 F_{\text{grind/floprate}}$$






# Supercomputer Expert System





# Supercomputer Expert System





# Outline


---

- Applications of the Future
- Limits of Moore's Law
- An Expert System/Optimizer for Supercomputing
- Reaching to Zettaflops
- Roadmap and Future Directions



**\*\*\* This is a Preview \*\*\***



- How could we increase “Red Storm” from 40 Teraflops to 1 Zettaflops?
- Answer
  - $>2.5 \times 10^7$  power reduction per operation
  - Faster devices  $\times$  more parallelism  $>2.5 \times 10^7$
  - Smaller devices to fit existing packaging





# An Exemplary Device: Quantum Dots

- Pairs of molecules create a memory cell or a logic gate



Ref. "Clocked Molecular Quantum-Dot Cellular Automata," Craig S. Lent and Beth Isaksen  
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 9, SEPTEMBER 2003




# Step 1: Moore's law

2004 Device Level

1000 × from Moore's Law

"Reliability Limit"




Ref. "Maxwell's demon and quantum-dot cellular automata," John Timler and Craig S. Lent, JOURNAL OF APPLIED PHYSICS 15 JULY 2003





## Step 2: Energy Recycling



Ref. “Maxwell’s demon and quantum-dot cellular automata,” John Timler and Craig S. Lent, JOURNAL OF APPLIED PHYSICS 15 JULY 2003






# Today's Universal Logic & Reliability Limit

- Today's logic operates on a simple principle
  - Create a "1" by taking charge from the positive supply
  - Create a "0" by sending charge to the negative supply
- Energy Consumption
  - Each gate switch generates  $E_{sw} = \frac{1}{2} CV^2 > \sim 100k_B T$  heat

Signal energy must be greater than  $\sim 100 k_B T$  to avoid spontaneous glitches. To change a bit, convert energy to heat.






## “Recycling” Power

- The  $100k_B T$  limit appears unbeatable, but the energy can be “recycled”
- Diagram shows a “SCRL” circuit with regular transistors
- Power comes through a largely loss less resonant device (tuning fork)
- No apology offered for the mechanical device; this is the price of progress


Signal energy must be greater than  $\sim 100 k_B T$  to avoid spontaneous glitches. However, signal energy is recycled by tuning fork






# Resonant Clocks

- **Tuning Fork**
  - Nice idea but slow
- **MEMs Resonator**
  - Moderate speed and compatible with silicon fabrication




- **Carbon Nanotube**
  - Simulated to 50 GHz but not known how to fabricate at present






## Step 3: Reversibility & New Devices



Ref. “Maxwell’s demon and quantum-dot cellular automata,” John Timler and Craig S. Lent, JOURNAL OF APPLIED PHYSICS 15 JULY 2003



# How Much Heat to Discharge a Capacitor?




- At some point it will be necessary for signals A and B to change to some new values
- We can avoid generating heat if we know the previous value


If charged:



If discharged:



If state unknown:




Short  
Circuit  
& Heat



# Reversible Gates

- If we save the state of every signal, we can discharge the capacitors associated with signals without heat
- There are also gates where the state is not saved but can be reconstructed
  - Fredkin, Toffoli, CNOT
- However, this causes an increase in the number of signals




Signal tells us current state of B, permitting discharge without heat generation



# Reversible Logic Design

- Any function can be made reversible by saving its inputs, but this increases the number of signals
- Diagram below outlines an asymptotically zero-energy way to perform the AND function, in composition with other logical operations





## **Two Key Points About Reversible Logic**

---

- **You saw a chart showing  $10^5$ - $10^7$  improvement in power performance due to reversibility**
- **Reversible logic design principles are different from today's logic**
  - **It will be unfamiliar to today's engineers**
  - **Many design tools will require rewriting**





# Reversible Multiplier Status

- **8×8 Multiplier Designed, Fabricated, and Tested by IBM & University of Michigan**
- **Power savings was up to 4:1**

## A True Single-Phase 8-bit Adiabatic Multiplier


Suhwan Kim  
T. J. Watson Research Center  
IBM Research Division  
Yorktown Heights, NY 10598  
suhwan@us.ibm.com

Conrad H. Ziesler  
EECS Department  
University of Michigan  
Ann Arbor, MI 48109  
cziesler@eecs.umich.edu


Marios C. Papaefthymiou  
EECS Department  
University of Michigan  
Ann Arbor, MI 48109  
marios@eecs.umich.edu

### ABSTRACT

This paper presents the design of a true single-phase 8-bit adiabatic multiplier. Both the multiplier and the test chip have been designed using a true single-phase adiabatic technique. Energy is applied to the multiplier during a power-clock waveform that is generated with post-layout extraction accuracy at clock frequencies as high as 130 MHz per operation at 250 MHz. The multiplier has been fabricated in a 0.5- $\mu\text{m}$  standard cell library. Current chip operating frequencies up to 130 MHz are reported. Measured dissipation conditions.



test chip.



Energy consumption is lower than a voltage mode multiplier designed for a clock rate of 100 MHz. The multiplier dissipates only 9 pJ per operation, which is roughly 4 times less than a standard multiplier. These efficiency measurement tools and design techniques are primarily aimed at reducing energy consumption in high-speed digital circuits. The multiplier is fabricated in a 0.5- $\mu\text{m}$  standard cell library and operates up to 130 MHz.



# CPU Design


---

- **Leading Thoughts**
  - **Implement CPU logic using reversible logic**
    - High efficiency for the component doing the most logic
  - **Implement state and memory using conventional logic**
    - Low efficiency, but not many operations
  - **Permits programming much like today**

Reversible  
Logic

---

Irreversible  
Logic





# Reversible Microprocessor Status

- **Status**
  - Subject of Ph. D. thesis
  - Chip laid out (no floating point)
  - RISC instruction set
  - C-like language
  - Compiler
  - Demonstrated on a PDE
  - However: really weird and not general to program with +=, -=, etc. rather than =

## Reversible Computer Engineering and Architecture


Carlin Vieri  
MIT Artificial Intelligence Laboratory

Tom Knight: Committee chairman  
Gerald Sussman, Gill Pratt: readers

## Pendulum Reversible Processor

- ⌘ 200,000 Transistors
- ⌘ 18 Instructions
- ⌘ 3-phase SCRL
- ⌘ 50 mm<sup>2</sup> in HP14
- ⌘ 180 Pins
  - ☑ 32 power supplies
- ⌘ 2 Person years for schematics and layout

Pendulum Chip



5/7/99

PhD Thesis Defense

4



# Upside Potential of Quantum Dots

## Analysis

Journal of Applied Physics  
Volume 94, Number 1  
July 2003

**Maxwell's demon and quantum-dot cellular automata**  
John Timler and Craig S. Lent<sup>1</sup>  
*Department of Applied Physics, University of New Hampshire, Durham, New Hampshire 03824*  
(Received 1 January 2003; accepted 1 April 2003)

Quantum-dot cellular automata (QDCA) devices representing binary information with the charge configuration of a small number of quantum dots (QDs) are not just a novel technology, but rather the physical realization of a natural information processing paradigm. In a QDCA, information is encoded, processed, and stored by the charge configuration of a small number of quantum dots (QDs) arranged in a periodic potential. The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA).

**1. INTRODUCTION**

There is a technological perspective to the question of the natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA).

Quantum-dot cellular automata (QDCA) devices representing binary information with the charge configuration of a small number of quantum dots (QDs) are not just a novel technology, but rather the physical realization of a natural information processing paradigm. In a QDCA, information is encoded, processed, and stored by the charge configuration of a small number of quantum dots (QDs) arranged in a periodic potential. The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA).

The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA).

**2. ANALYSIS**

**3. CONCLUSION**

The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA).


The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA).

The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA). The QDCA is a natural information processing paradigm that is a quantum-dot cellular automaton (QDCA).






# Supercomputer Expert System





# 1 Zettaflops Leadership Supercomputer

- How could we increase “Red Storm” from 40 Teraflops to 1 Zettaflops?
- Answer
  - $>2.5 \times 10^7$  power reduction per operation
  - Smaller devices to fit existing packaging
  - Faster devices  $\times$  more parallelism  $>2.5 \times 10^7$



Ref. “Maxwell’s demon and quantum-dot cellular automata,” John Timler and Craig S. Lent, JOURNAL OF APPLIED PHYSICS 15 JULY 2003



# Outline

---

- Applications of the Future
- Limits of Moore's Law
- An Expert System/Optimizer for Supercomputing
- Reaching to Zettaflops
- Roadmap and Future Directions



## Conclusions

---

- **A review of key problems in science that can be solved with supercomputers reveals a continuum of FLOPS “demand” up to 1 Zettaflops**
- **A review of “the physics of computation” reveals a progression of technologies offering a progressively larger “supply” of FLOPS for up to at least 1 Zettaflops**
- **Supply and demand are thus about the same**






## Where to Go Next I: Workshop

---

- **Don't believe me? Believe the Experts**
- **Workshop Agenda October**
  - Applications session – Climate expert Phil Jones
  - Advanced Architectures – PIM expert Peter Kogge
  - Limits of Current Architectures – Me
  - Limits Panel I: Limits of Current Technology
  - New Logic – Reversible Logic Expert Michael Frank
  - New Devices – Quantum Dot Developer Craig Lent
  - Limits Panel II: Opportunities with Innovation



# Where To Go Next II: Roadmap





## Where to Go Next III: PNNL Can Help

---

- **What is the largest FLOPS rate that can be justified on the basis of scientific discovery for PNNL applications?**
  - **Not exactly for today's applications, but for scaled up problems of the same type**
  - **If your answer is**
    - **< 1 Zettaflops: you will be in good company**
    - **> 1 Zettaflops, you can be the high performance leader!**
- **This information would be helpful in justifying increasingly powerful supercomputers and planning scientific discoveries**