

# Superconducting Electronics and Future Computing

Erik P. DeBenedictis  
Advanced Device Technologies Department  
Sandia National Laboratories

ITRS Meeting on Fundamental Concepts in  
Emerging Research Architectures  
December 8, 2012

Approved for unclassified unlimited release  
SAND 2012-10001C

# Motivation


- SCE possible rollout as a low-power data center technology
  - Half-rack to data center → SCE
  - Mobile, embedded, and personal computers → CMOS
- Lessons to be learned that apply to all Beyond CMOS
  - Track behavior of interconnect
  - Track efficiency of a logic family in expressing a given function

# Outline


- Superconducting Electronics (SCE) Overview
- SCE-Compatible Memory
- Cross-device Energy Comparisons
- Architecture Lessons
  - Wiring and Interconnect
  - Function
- Sub-kT Experiments (controversial)
- Conclusions and Recommendations

# Quick Superconducting Electronics (SCE) logic overview


Josephson Junction (JJ) Physical:



JJ I-V curve:




Example (RQL A and !B gate):




Northrop-Grumman


RSFQ:



RSFQ XOR gate:




HTMT (not built):




US Government photos

Voltage standard:



# SCE energy efficiency tracks Moore's Law (but the point was not considered at the time)




# Outline


- Superconducting Electronics (SCE) Overview
- SCE-Compatible Memory
- Cross-device Energy Comparisons
- Architecture Lessons
  - Wiring and Interconnect
  - Function
- Sub-kT Experiments (controversial)
- Conclusions and Recommendations

# JMRAM is a superconducting MRAM

## Toggle MRAM



## JMRAM



Memory cell is a magnetic tunnel junction with superconducting electrodes:  
underlining physics demonstrated on SFS Josephson junction


memory state – critical current magnetic hysteresis

write – spin reversal

read – Josephson effect

No idle/static power dissipation, read energy is dissipated only for logical “1”

# JMRAM offers dense and low-power solution for superconducting memory compatible with standard MRAM fabrication and Josephson junction processes



- High density → two Josephson junctions per cell →  $10^8/\text{cm}^2$
- Low energy write → reduced switching energy at 4.2 K → 2 fJ per bit
- Ultra-low energy read → low energy Josephson junctions → 2 aJ per bit
- Fast access time for read → time-of-flight in Nb line → 100 ps for 2Mb




# Outline

- Superconducting Electronics (SCE) Overview
- SCE-Compatible Memory
- Cross-device Energy Comparisons
- Architecture Lessons
  - Wiring and Interconnect
  - Function
- Sub-kT Experiments (controversial)
- Conclusions and Recommendations


# Energy efficiency of cryogenically cooled electronics

## Energy strategy

- Express gate energy in units of  $kT$ ;  $T$  is operating temperature
- Add overhead as “percentage of Carnot efficiency”



## Economy of scale in cryo refrigerators



- Data center is typically 50% efficient
- Exascale refrigerator 20% Carnot
- Ratio 2.5:1




**If you measure computing in units of  $kT$ , cooling creates a penalty of 2.5× (typical) – ~4× (Google/Facebook) against superconducting electronics**

# Inter-device data center power efficiency model: $kT/\text{logic op} + \% \text{ Carnot efficiency}$

Current data centers:

Logic: 50,000  $kT$  to 500,000  $kT$ ; machine room: 2 $\times$  (to 1.06 $\times$  Google)



1. Arrow width approximates energy transfer


2. Text color is overhead vs. useful work

Logic to heat efficiency critical

Energy transfer efficiency critical

SCE data center

Logic: 3,000  $kT$ ; machine room 5 $\times$




# Outline


- Superconducting Electronics (SCE) Overview
- SCE-Compatible Memory
- Cross-device Energy Comparisons
- Architecture Lessons
  - Wiring and Interconnect
  - Function
- Sub-kT Experiments (controversial)
- Conclusions and Recommendations

# Energy accounting at the gate-and-wire level

Log energy per gate (device or logic??)



Abstraction:



Question: Which has lower energy?  
 Answer: Top gate (CMOS)  
 Answer: Bottom circuit (SCE)

# Logic energy is strongly impacted by wiring for SCE


Dennard-scaled CMOS (not used in practice):

Inputs



Wire voltage = scaled gate voltage  
 Energy = Gate energy + wire energy  
 Wire energy  $\propto$  wire length

Power



Ground

Output




Actual CMOS (not minimum geometry):

Inputs




Gate size scaled above minimum to drive wire faster

Power



Ground

Output



SFQ (distance independent):




SFQ pulse propagates ballistically; repeaters after several centimeters  
 (rule of thumb: 2%/wavelength)

# Logic energy is strongly impacted by wiring for “millivolt switch” as well

CMOS:

Inputs



$$C_{\text{wire}} V^2 + 2C_{\text{gate}} V^2;$$

$$V = .4\text{v}, C_{\text{gate}} V^2 = 100 \text{ kT}$$


Circuit with millivolt switch (TFET, etc.):

Inputs



$$C_{\text{wire}} V^2 + 2C_{\text{gate}} V^2;$$

$$V = .2\text{v}, C_{\text{gate}} V^2 = 100 \text{ kT}$$



Example:

1. Scale to 100 kT on gates
2. Cut supply voltage in half (now need millivolt switch)
3. Make gates 4× wider so they stay at 100 kT
4. Result: Wire energy reduced 4×; gates still at 100 kT

# Outline

- Superconducting Electronics (SCE) Overview
- SCE-Compatible Memory
- Cross-device Energy Comparisons
- Architecture Lessons
  - Wiring and Interconnect
  - Function
- Sub-kT Experiments (controversial)
- Conclusions and Recommendations




# Cross-device comparison; fair function comparisons

Devices MAY not be equally useful

- In SCE design style, SCE blue is equivalent to CMOS red plus CMOS green
- Many SCE gates have a latch on output, which is hard to remove
- Accommodations
  - Handicaps for device utility
  - New design tools

Function correspondence imprecise!



# Outline

- Superconducting Electronics (SCE) Overview
- SCE-Compatible Memory
- Cross-device Energy Comparisons
- Architecture Lessons
  - Wiring and Interconnect
  - Function
- Sub-kT Experiments (controversial)
- Conclusions and Recommendations

# Sub-kT experiments on low power computing

- **Reversible logic family**

- Left is logic design method
- Right is a photomicrograph
  - NOT DEBUGGED

- **Key Features**

- Superconducting transmission lines are nearly lossless
- Uses recovery and recycling of signal energy

**The Second Test Chip (Grid of nSQUIDs)**

**Logic structure**

**Notations =>**

Habone, Dec., 2006

Vasilii.Semenov@StonyBrook.edu

20

**Grid of nSQUIDs Microphotograph 1**

**nSQUID (-M negative inductance):**

**← Energy recycling clock/power supply (aligned to chip photograph)**


V. Semenov, Stony Brook (refs detailed in PowerPoint notes)

# Significance of sub-kT computing


- Since the 1940s, information technology has grown exponentially, and is now a major industry
- Society would change if computer growth stopped
- How long with it continue?
  - 100 kT/logic op?
  - .7 kT/logic op?
  - Lower?
- Sub-kT roadmap entry?
  - Has been impossible to demonstrate experimentally
  - Maybe time for yellow entry?

## Test circuit RC08:

Source: Progress With Physically and Logically Reversible Superconducting Digital Circuits, Jie Ren and Vasili Semenov, IEEE Transactions on Applied Superconductivity, June 2011



## Experimental measurements:



2.5 ln 2 kT/ for 16 devices;  
~1/3 kT/device)

# Outline


- Superconducting Electronics (SCE) Overview
- SCE-Compatible Memory
- Cross-device Energy Comparisons
- Architecture Lessons
  - Wiring and Interconnect
  - Function
- Sub-kT Experiments (controversial)
- Conclusions and Recommendations

# Conclusions

- The small SCE industry has tracked CMOS's energy efficiency
  - RSFQ (equivalent of ECL) has been notable historically
  - Modern SFQ derivatives can be compared to CMOS at the projected end of CMOS scaling
- Proceeding forward
  - SCE's future implies market segmentation (mobile + data center)
  - SCE provides lessons for inter-device comparisons
    - Recommendation 1: Energy efficiency needs to be measured differently
    - Recommendation 2: Interconnect wire must be considered
    - Recommendation 3: Logic functions differ in value to circuits, which should impact energy efficiency
  - SCE memory research needs to be successful
  - Demonstrations of sub kT logic appear to be imminent (red→yellow?)

# General recommendations for Beyond CMOS devices

- Consistent energy ratings
  - Express logic energy in units of  $kT$  (i. e. entropy)
  - Account for data center energy losses as a burden on the device
- Wire
  - Develop a model for “logic + interconnect wire” overhead
    - wire length depends on architecture (e. g. short, medium, long wires)
  - This will prevent “gaming the system” by creating logic devices that produce signals that are hard to move around



- Logic
  - The efficiency with which a logic family can realize functions needs to be captured and can become an energy handicap on the device

